Development of an Accurate Clock Delay Model with Application in Clock Network Buffer Sizing