Co-Designing Model Compression Algorithms and Hardware Accelerators for Efficient Deep Learning