Design and verification of clockless Advanced Encryption Standard (AES) crypto-hardware for improved side-channel attack resistance