Fixing Power Bugs At Rtl Stage Using Psl Assertions