Experimental and theoretical assessment of Through-Silicon Vias for 3D integrated microelectronic packages